

MS-6637 AIO 21.5" LCD PC

MS-7441 Version 0A

CPU:
Intel Yorkfield, Wolfdale,
Conroe, Conroe-1M, Conroe-L - 65W CPU
(FSB1333/1066/800)

System Chipset:
Intel EaglelakeG4X - GMCH (North Bridge)
Intel ICH10/ICH10R (South Bridge)

On Board Chipset:
I82567PHY Gb LAN
HD Audio Codec - Realtek ALC885
LPC Super I/O : Fintek F71882F
Clock GEN - IDTCV184-2
TPM - SLB 9635 TT1.2

Main Memory:
Dual Channel SODIMM DDR II-800*4 (Up to 4GByte)

Intersil PWM:
VRD11 Intersil 6326 (4phase)


Expansion Slots:
PCI-E[X1] Slot *2
MXM 3.0 Socket x 1

MS-6637N1	ERP Number	Function
MS-7441-XX	601-7441-XXX	Mainboard
MS-4180-020	604-4182-020	Side USB/ PWR BTN/OSD
MS-4181-010	604-4181-010	RT DP to LVDS
MS-4182-	604-4182-	MSt DP to LVDS

MS-XXXXN1	ERP Number	Function
MS-7441-XX	601-7441-XXX	Mainboard


Model type	Function	BOM Config	ERP BOM No	BOM Opt.
MS-7441N1-xx	Eaglelake G45+ICH10+TPM.	CFG-MA	601-7441-01	
MS-7441N1-xx	Eaglelake G45+ICH10+TPM+MXM3.0-A	CFG-MA-MX	601-7441-02	

CONTENT	SHEET
Cover Sheet / Block Diagram	1-2
Intel LGA775 CPU - Signals / PWR / GND	3-5
Eaglelake - FSB / PCIE / VGA / MISC	6-7
Eaglelake - MEM_DDR2 / Power / GND	8-10
ICH10 - PCI / USB / DMI / PCIE	11
ICH10 - Host/ DMI/ SATA/ Audio/ SPI / RTC/ MSIC	12
ICH10 - Power / GND	13
DDR II - SODIMM 1 / 2	14-15
Clock Generator - IDTCV184-2	16
SATA Conn./FAN Control	17
I82567PHY Gb LAN	18
HD Audio ALC885	19
Mini-PCIE Slot 1, 2	20
USB Connectors	21
VGA Circuit	22
Level Shifter , DVI & LVDS	23
MXM3.0 type A/B slot	24
VRM11- INTERSIL 6326 4PHASE	25
V_1P5_ICH ,V_1P1_CORE,5VDIMM	26
VCC_DDR / VTT_DDR/VCC3_SB	27
ATX F_Panel/EMI/TPM	28
SIO-Fintek F71882F	29
Discharge circuit	30
Manual Parts	31
GPIO & Jumper setting	32
Power Distribution	33
History	34



MICRO-STAR INT'L CO.,LTD			
MS-7441N1			
Size	Document Description	Rev	
Custom	COVER SHEET	0A	
Date: Friday, November 21, 2008		Sheet	1 of 34

Block Diagram



MICRO-STAR INT'L CO.,LTD		
MS-7441 G45 AIO LCD PC		
Doc No.	Document Description	Rev
Custom	BLOCK DIAGRAM	0A
Date: Friday, November 21, 2008	Sheet	2 of 34


CPU SIGNAL BLOCK

FP_RST#

Change QA

VCC_VRM_SENSE <-> VCC_VRM_SENSE 25


VSS_VRM_SENSE <-> VSS_VRM_SENSE 25



Prescott / Cedar Mill
LL_ID[1:0] = 00
GTLREF_SEL = 0
VTT_SEL = 1

For Kentsfield CPU support
R4 X OR0402 H.BPM#2
R5 X OR0402 H.BPM#3

BSEL	TABLE
2 1 0	FSB FREQUENCY
0 0 0	266 MHZ (1066)
0 1 0	200 MHZ (800)
0 0 1	133 MHZ (533)



MICRO-STAR INT'L CO.,LTD


MS-7441


Doc: Friday, November 21, 2008


Rev 0A

Sheet 3 of 34

	Intel Core 2 Duo of Nucleable processor	Intel Core 2 Quad of Nucleable Processor
MSID1	0	NC
MSID0	0	NC








ITPM_ENB
Integrated TPM Enable:
0=Enable iTPM
1=Disable iTPM

DualX8_Enable
0=2X8 PCIe Ports Enable
1=1X16 PCIe Port Enable

DEMO BOARD CHANGE

Primary_PEG_Presence
Primary PCIe port Detect:
0=PCIe Card is in Primary Slot
1=PCIe Card is not in Primary Slot


PN	R	L	Description
EXP_SIS	Normal	Reverse	PCI-E Lane Reversal
EXP_BH	Concurrent	Non-concurrent	PCI-E/SATA co-existence
MCH_TCSN	Enable	Disable	TPM confidentiality








MICRO-STAR INT'L CO.,LTD

MS-7441


Size Custom	Document Description Eaglelake_Memory DDR2	Rev 0A
----------------	--	-----------





MCH memory decouping cap**V_1P1 Core decouping cap****V_FSB_VTT decouping cap(FSB)****V_1P1 Core decouping cap(PCIE)**

MICRO-STAR INT'L CO.,LTD			
MS-7441			
Size	Document Description	Rev	
Custom	Eaglelake - GND	0A	
Date: Friday, November 21, 2008	Sheet	10	of 34

GND





ADDR=1010000B



ADDR=1010010B





[illegible]


MS-7441

Size Custom	Document Description SATA & e-SATA Ports and Fan Control	Rev 0A
Date: Friday, November 21, 2008		Sheet 17 of 34


This means that VDD0 must start ramping before AVDD and DVDD, but DVDD may reach its nominal operating range before AVDD and VDD0.



	MICRO-STAR INT'L CO.,LTD			
	MS-7441			
	Size C	Document Description I82567PHY Gb LAN		Rev 0A
	File: Edidoc		Number: 71	Sheet: 18 of 20




Side Audio Jack




GAIN1	GAIN0	AV (dB)
0	0	15.3
0	1	21.2
1	0	27.2
1	1	31.8

Vertical Connectors
USB : M53-04M0361-R06
LAN : M58-14F0231-Q30
Audio : M54-05F0751-R06
M54-05F0761-R06

REAR USB PORT 2




RUSB POWER FOR PORT 2




USB_MODE for USB voltage
H:Follow 5VSB
L:Always off

#0, #1, #2 USB_MODE = high --> USB power = VCC5
#3, #4, #5 USB_MODE = high --> USB power = VCC5_SB
USB_MODE = low --> USB power = 0


RUSB POWER FOR PORT 0,1




SIDE USB PORT 0, 1




SIDE POWER FOR PORT 0,1



REAR USB PORT 0,1





WebCAM




port 8, 9 for Mini-PCI-E


MICRO-STAR INT'L CO.,LTD			
MS-7441			
Size	Document Description	Rev	
Custom	USB Connectors	0A	
Date:	Friday, November 21, 2008	Sheet	21 of 34

A horizontal number line with tick marks at 0, 1, 2, 3, 4, and 5. The line is divided into 5 equal segments by tick marks at 1, 2, 3, and 4. The number 5 is at the right end and 0 is at the left end.





DDR II 1.8V POWER





Iinput = 5V = 1.8V x12.17A /0.8
Iinput = 5.48A

D=1.8/5=0.36
Itripple=12*0.6*0.8/i=5.76A
5.76/1.7=3.38A





SODIMMx2 Vterm NB +1.5VRUN
5.52A 1A 3A 2.65A = 12.17A

VTT_DDR 1.5A




To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




5VDIMM FOR DDR/AMT




MICRO-STAR INT'L CO.,LTD			
MS-7441			
Rev	Document Description	Rev	
C	VCC_DDR / VTT_DDR/VCC3_SB	0A	
Date: Friday, November 21, 2008		Sheet	27 of 34





STRAP	Don't STUFF	STUFF
SOUT1	4E (default)	ZE
DTR1#	FAN START DUTY 60%	FAN START DUTY 100%
RT01#	PIN43-54 = VID_OUT PIN42-47 = VID_IN	PIN43-54 = GPIO PIN42-47 = VIDIN/OUT
SOUT2	SPI_DISABLE	SPI_ENABLE
DTR2#	SPI_Backup	SPI_Primary
RT02#	FWM_FAN	1.7WEAR_FAN




PCB



Battery




Heatsink




BIOS Label







Optical Fiducial Marks



Mounting Holes



EMI SUGGESTION



MICRO-STAR INT'L CO.,LTD			
MS-7441			
Size	Document Description	Rev	
Custom	MANUAL PARTS	0A	
Date: Friday, November 21, 2008	Sheet	31	of 34

ICH10

GPIO Pin	Type	Default	Function	Power	MUXED/ UNMIXED	Pin-out
GPIO 0	I/O	GPI	Pull-up to VCC3_SB	VCC3	MUXED	N7
GPIO 1	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3	MUXED	AK21
GPIO 2	I/O	GPI	PIRQ#E pull-up to VCC3 with 8.2K	VCC3		K6
GPIO 3	I/O	GPI	PIRQ#F pull-up to VCC3 with 8.2K	VCC3		L7
GPIO 4	I/O	GPI	PIRQ#G pull-up to VCC3 with 8.2K	VCC3		F2
GPIO 5	I/O	GPI	PIRQ#H pull-up to VCC3 with 8.2K	VCC3		G2
GPIO 6	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AH22
GPIO 7	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AK23
GPIO 8	I/O	GPI	Battery low detection	VCC3_SB	UNMIXED	A20
GPIO 9	I/O	SPO/WOL	PCI-E WLAN card power on / Enable	VCC3_SB	MUXED	A18
GPIO 10	I/O	GPI	Detect AUDIO Devices, Pull-up to VCC3_SB with 10K	VCC3_SB	MUXED	C17
GPIO 11	I/O	SMALERT	SMB_ALERT# pull-up to VCC3_SB with 10K	VCC3_SB		C16
GPIO 12	I/O	GPO	pull-down with 100K	VCC3_SB	UNMIXED	A8
GPIO 13	I/O	GPI	SIO_PME# connect to SIO,pull-up VCC3_SB with 10k	VCC3_SB	UNMIXED	A19
GPIO 14	I/O	GPI	Pull-up to VCC3_SB with 10K	VCC3_SB	MUXED	A9
GPIO 15	I/O	GPO	High to Inhibit FANs power on noise	VCC3_SB	MUXED	C15
GPIO 16	I/O	GPO	DPRLPVR / PWR_LEVEL for MXM	VCC3	UNMIXED	M2
GPIO 17	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3	MUXED	AH21
GPIO 18	I/O	GPO	pull-up VCC3 with 10K.	VCC3	UNMIXED	K1
GPIO 19	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AE20
GPIO 20	I/O	GPO	GTLREF GPO	VCC3	UNMIXED	AF5
GPIO 21	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AK25
GPIO 22	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AJ24
GPIO 23	I/O	LDREQ1#	LDREQ_1# pull-up VCC3 with 10K(Not Use)	VCC3	MUXED	J3
GPIO 24	I/O	GPO	SPI_HOLD_GPO# not use	3.3V_SB	MUXED	A14
GPIO 25	I/O	GPO	CPU_STOP# for CK505 iAMT not use	3.3V_SB	UNMIXED	B18
GPIO 26	I/O	GPO	S4 STATE#	3.3V_SB		C11
GPIO 27	I/O	GPO	USB power mode control, (Hi) S3 support, (Lo) USB PWR off	3.3V_SB		A11
GPIO 28	I/O	GPO	SPI_WP#	3.3V_SB		G18
GPIO 29	I/O	OC5#	OC#2 connect to USB connector (Port6,7)	3.3V_SB		N1
GPIO 30	I/O	OC6#	OC#3 connect to USB connector (Port10,11)	3.3V_SB		N5
GPIO 31	I/O	OC7#	OC#3 connect to USB connector (Port10,11)	3.3V_SB		M1
GPIO 32	I/O	GPO	NC	VCC3	UNMIXED	K2
GPIO 33	I/O	GPO	NC	VCC3	UNMIXED	AF6
GPIO 34	I/O	GPO	NC	VCC3	UNMIXED	AH5
GPIO 35	I/O	GPO	SATACLKREQB_GP35,not use	VCC3		L1
GPIO 36	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AE21
GPIO 37	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AE22
GPIO 38	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AK24
GPIO 39	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AH23
GPIO 40	I/O	OC0#	OC#0 connect to USB connector (Port0,1,2,3)	3.3V_SB		N3
GPIO 41	I/O	OC1#	OC#1 connect to USB connector (Port4,5)	3.3V_SB		P7
GPIO 42	I/O	OC1#	OC#1 connect to USB connector (Port4,5)	3.3V_SB		R7
GPIO 43	I/O	OC2#	OC#2 connect to USB connector (Port6,7)	3.3V_SB		N2
GPIO 44/45	I/O	OC8/9#	OC#3 connect to USB connector (Port10,11)	3.3V_SB		P3/R6
GPIO 46/47	I/O	OC10/11#	OC#3 connect to USB connector (Port10,11)	3.3V_SB		T7/P1
GPIO 48	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AD20
GPIO 49	I/O	GPO	DMI strapping ,not use	VCC3		AJ25
GPIO 50	I/O	REQ1#	REQ1 pull-up to VCC5 with 2.7K	VCC5	MUXED	G13
GPIO 51	I/O	GNT1#	GNT1#	VCC3	MUXED	A7
GPIO 52	I/O	REQ2#	REQ2 pull-up to VCC5 with 8.2K	VCC5	MUXED	F13
GPIO 53	I/O	GNT2#	GNT2#	VCC3	MUXED	C7
GPIO 54	I/O	REQ3#	REQ3 pull-up to VCC5 with 2.7K	VCC5	MUXED	G8
GPIO 55	I/O	GNT3#	GNT3# (Not Use)	VCC3	MUXED	F7
GPIO 56	I/O	GPI	Clear password , pull-up to VCC3_SB with 10K.	3.3V_SB	MUXED	F16
GPIO 57	I/O	GPI	Pull-up to VCC3_SB with 10K directly	3.3V_SB	MUXED	C12
GPIO 58	I/O	SPI_CS1	SPI_CS#(Not Use) , SPI_CS1_F#(Not Use)	3.3V_SB	MUXED	F23
GPIO 59	I/O	OC0#	OC#0 connect to USB connector (Port0,1,2,3)	3.3V_SB		P5
GPIO 60	I/O	LINKALERT	GTLREF GPO	3.3V_SB		F18
GPIO 61	I/O	GPO	LPCPD# ,connect to SIO and TPM	3.3V_SB	MUXED	R1
GPIO 62	I/O	GPO	(Not Use)	3.3V_SB	MUXED	R5
GPIO 63	I/O	GPO	(Not Use)	3.3V_SB		G17
GPIO 72	I/O	GPO	pull-up to VCC3_SB with 10K	3.3V_SB		C13

DDR2 DIMM

Configuration

DEVICE	ADDRESS	CLOCK
DIMM 1	0A0H	SCLK_A0/SCLK_A0# SCLK_A2/SCLK_A2#
DIMM 2	0A4H	SCLK_B0/SCLK_B0# SCLK_B2/SCLK_B2#

SIO - F71882FG

Configuration

PIN NAME	PIN#	USAGE	Input/Output
GPIO7	56	WDT#	OUTPUT
GPIO14	63	DGPUPRSNT#	INPUT
GPIO15	64	LED_VSB	OUTPUT
GPIO16	65	LED_VCC	OUTPUT
GPIO20,21	74,75	PLT_RST#	OUTPUT
GPIO32	84	PWR_OK	OUTPUT
GPIO26	80	PWRBTN#	INPUT
GPIO27	81	PWRBTN#	OUTPUT
GPIO30	82	SLP_S3#	INPUT
GPIO31	83	PS_ON#	OUTPUT
GPIO33	85	RSMRST#	OUTPUT
VSO	58	PECI	INPUT
YS1/SST	57	SST	OUTPUT
FAN_CTL1	22	CPU_FAN	OUTPUT
FAN_CTL2	24	SYS1_FAN	OUTPUT

Jumper

Setting

SW_CMOS1	(OFF)Normal	(ON)Clear CMOS
J1	(1-2)short: Normal	(1-2)Open: Clear PW
SW_RST1	(OFF) Normal	(ON)Restart System



MICRO-STAR INT'L CO.,LTD

MS-7441

Size	Document Description	Rev
Custom	GPIO & Jumper setting	0A
Date: Friday, November 21, 2008	Sheet 32 of 34	

LGA775-CPU	
1.15V - 1.50V Core	- 60A
1.1V FSB Vtt	- 4.6A

Eaglelake (GMCH)	
1.1V FSB_VTT	- 1.2 A
1.1V Core TBD (USE LB)	- 13.8A
1.1V DMI/PCI Exp.	- 2.47 A
1.1V Vcc CL	- 3A
1.8V VCC_DDR	- 3.33A
1.8V VCC_SMCLK	- 350mA
3.3V VCCA_DAC	- 66 mA
3.3V VCC33	- 15.8mA

ICH10	
1.1V DMI	- 41 mA
1.1V Core	- 1.16A
1.5V_A USB/SATA/PLL	- 1.652A
1.5V_B PCI Exp.	- 0.646A
VCCRTC	- 6 uA
3.3V CL	- 19 mA
1.5V GbE LAN	- 87 mA
3.3V VccSus3_3	- 200mA
3.3V Vcc3_3	- 308mA
3.3V 10/100 LAN	- 19 mA
3.3V GbE LAN	- 1 mA
3.3V HDA	- 32 mA
3.3V SushDA	- 33 mA

HD Audio ALC888	
3.3V AUDIO	- 40mA
5V AUDIO	- 200mA
+12V Amplifier	- 0.6A

LVDS Transmitter	
1.8V	- mA
3.3V	- mA
5V	- 1.5A
+12V	- 2.8A

I82567	
3.3V_SB I/O & LED	- 68 mA
1.8V	- 340 mA

MXM 3.0	
VCC5	- 2.5A
VCC3	- 1A
PWR_SRC (7 ~ 20 V)	- 2 ~ 10A

ISL6312	
VCCP VRD 11	1.15V-1.50V 60A(65W)
4-Phase Switch	

W83310DS	
VTT_DDR	0.9V Linear 0.6 A

uP6103+ SW-Power	
VCC_DDR	1.8V PWM 6.5 A

uP6103+ SW-Power	
V_1P1_CORE	1.1V PWM 21.5A

V_1P5_ICH	
1.5V Linear	2A
VCC3_SB	3.3V Linear 1 A

5VDIMM	
5V Switch	3A
5VSB Switch	500mA

DDRII x2 & TERMINATOR	
0.9V VTT_DDR	- 0.6A
1.8V VCC_DDR (S0,S1)	-4.7A
1.8V VCC_DDR (S3)	-200mA

Clock Gen.	
VCC3_SB	- mA

PCI Express x 1 slot *2	
+12V	- 0.5 A x2
+3.3Vaux (wake)	- 375mA x2
+3.3Vaux (no wake)	- 20mA x2
+3.3V	- 3.0A x2

USB x 12	
+5V (S0,S1)	- 6.0A
+5VSB (S3)	- 120mA

SATA x 2	
+5V	- 2.0A
+12V	- 3.0A

5VAUD	
5V	500mA


+12VP	
3.54A	

+5V	
11.37A~13.87A	
+3.3V	
11.45A~12.45A	
+3VSB	
1A	
+5VSB	
1.35A	
+12V	
3.9A~6.9A	

AC-DC Power Supply

MICRO-STAR INT'L CO.,LTD			
MSI		MS-7441	
Size	Custom	Document Description	POWER Distribution
Date	Friday, November 21, 2008	Sheet	33 of 34

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

			MICRO-STAR INT'L CO.,LTD		
			MS-7441		
Size	Document Description			Rev	
Custom	History			0A	
Date: Friday, November 21, 2008			Sheet	34	of 34